gergof/Prolife_F1
1
0
Fork 0
Code Issues Pull Requests Releases Wiki Activity
37522d26fc
Prolife_F1/circuit/circuit.dsn

881 lines
38 KiB
Plaintext
Raw Normal View History

Dump from SVN
2019-08-08 14:09:21 +00:00
(pcb H:\Munkák\Prolife_F1\circuit\circuit.dsn
(parser
(string_quote ")
(space_in_quoted_tokens on)
(host_cad "KiCad's Pcbnew")
(host_version "4.0.7")
)
(resolution um 10)
(unit um)
(structure
(layer F.Cu
(type signal)
(property
(index 0)
)
)
(layer B.Cu
(type signal)
(property
(index 1)
)
)
(boundary
(rect pcb 12612.9 -11635 275146 -163755)
)
(via "Via[0-1]_600:400_um")
(rule
(width 250)
(clearance 200.1)
(clearance 200.1 (type default_smd))
(clearance 50 (type smd_smd))
)
)
(placement
(component Capacitors_THT:CP_Radial_D6.3mm_P2.50mm
(place C1 15240 -31750 front 0 (PN "100 uF"))
(place C2 22860 -31750 front 0 (PN "100 uF"))
)
(component Capacitors_THT:C_Disc_D3.0mm_W1.6mm_P2.50mm
(place C3 36830 -33020 front 0 (PN "22 pF"))
(place C4 39370 -40640 front 180 (PN "22 pF"))
)
(component Displays:WC1602A
(place DS1 21590 -64770 front 0 (PN WC1602A))
)
(component "Connectors:PINHEAD1-2"
(place J1 17780 -16510 front 0 (PN Power_in))
(place J2 203200 -114300 front 0 (PN Serial))
(place JP1 247650 -148590 front 0 (PN "Reset switch"))
)
(component Connectors:PINTST
(place J3 173990 -60960 front 0 (PN TIMED_1))
(place J4 121920 -107950 front 0 (PN TIMED_2))
(place J5 158750 -106680 front 0 (PN TIMED_3))
)
(component Resistors_THT:R_Axial_DIN0309_L9.0mm_D3.2mm_P12.70mm_Horizontal
(place R1 44450 -130810 front 0 (PN "10 kOhm"))
(place R2 157480 -160020 front 0 (PN "100 kOhm"))
(place R3 17780 -132080 front 90 (PN "10 kOhm"))
(place R4 29210 -147320 front 0 (PN "10 kOhm"))
(place R5 43180 -138430 front 0 (PN "10 kOhm"))
)
(component "Potentiometers:Potentiometer_Trimmer-EVM3E"
(place RV1 259080 -74930 front 0 (PN "100 kOhm"))
)
(component Buttons_Switches_THT:SW_PUSH_6mm_h13mm
(place SW1 17780 -109220 front 0 (PN SW_DIP_x01))
(place SW2 31750 -109220 front 0 (PN SW_DIP_x01))
(place SW3 83820 -113030 front 0 (PN SW_DIP_x01))
)
(component "TO_SOT_Packages_THT:TO-220-3_Vertical"
(place U1 17780 -24130 front 0 (PN L7805))
)
(component Pin_Headers:Pin_Header_Straight_1x05_Pitch1.00mm
(place U3 142240 -138430 front 0 (PN DS1307))
)
(component Pin_Headers:Pin_Header_Straight_1x03_Pitch1.00mm
(place U4 157480 -121920 front 0 (PN DS18B20))
)
(component "Housings_DIP:DIP-28_W7.62mm_Socket"
(place U5 74930 -15240 front 0 (PN MCP23017))
(place U2 50800 -15240 front 0 (PN "ATMEGA328-PU"))
)
(component Pin_Headers:Pin_Header_Straight_1x06_Pitch1.00mm
(place U6 101600 -101600 front 0 (PN ULN2003_breakout))
(place U7 116840 -124460 front 0 (PN ULN2003_breakout))
(place U8 267970 -101600 front 0 (PN ULN2003_breakout))
(place U9 160020 -60960 front 0 (PN ULN2003_breakout))
(place U10 133350 -44450 front 0 (PN ULN2003_breakout))
)
(component Crystals:Crystal_HC50_Vertical
(place Y1 44450 -39370 front 90 (PN "16 MHz"))
)
)
(library
(image Capacitors_THT:CP_Radial_D6.3mm_P2.50mm
(outline (path signal 100 4400 0 4245.83 -973.404 3798.4 -1851.52 3101.52 -2548.4
2223.4 -2995.83 1250 -3150 276.596 -2995.83 -601.524 -2548.4
-1298.4 -1851.52 -1745.83 -973.404 -1900 0 -1745.83 973.404
-1298.4 1851.52 -601.524 2548.4 276.596 2995.83 1250 3150
2223.4 2995.83 3101.52 2548.4 3798.4 1851.52 4245.83 973.404))
(outline (path signal 100 -2200 0 -1000 0))
(outline (path signal 100 -1600 650 -1600 -650))
(outline (path signal 120 1250 3200 1250 -3200))
(outline (path signal 120 1290 3200 1290 -3200))
(outline (path signal 120 1330 3200 1330 -3200))
(outline (path signal 120 1370 3198 1370 -3198))
(outline (path signal 120 1410 3197 1410 -3197))
(outline (path signal 120 1450 3194 1450 -3194))
(outline (path signal 120 1490 3192 1490 -3192))
(outline (path signal 120 1530 3188 1530 980))
(outline (path signal 120 1530 -980 1530 -3188))
(outline (path signal 120 1570 3185 1570 980))
(outline (path signal 120 1570 -980 1570 -3185))
(outline (path signal 120 1610 3180 1610 980))
(outline (path signal 120 1610 -980 1610 -3180))
(outline (path signal 120 1650 3176 1650 980))
(outline (path signal 120 1650 -980 1650 -3176))
(outline (path signal 120 1690 3170 1690 980))
(outline (path signal 120 1690 -980 1690 -3170))
(outline (path signal 120 1730 3165 1730 980))
(outline (path signal 120 1730 -980 1730 -3165))
(outline (path signal 120 1770 3158 1770 980))
(outline (path signal 120 1770 -980 1770 -3158))
(outline (path signal 120 1810 3152 1810 980))
(outline (path signal 120 1810 -980 1810 -3152))
(outline (path signal 120 1850 3144 1850 980))
(outline (path signal 120 1850 -980 1850 -3144))
(outline (path signal 120 1890 3137 1890 980))
(outline (path signal 120 1890 -980 1890 -3137))
(outline (path signal 120 1930 3128 1930 980))
(outline (path signal 120 1930 -980 1930 -3128))
(outline (path signal 120 1971 3119 1971 980))
(outline (path signal 120 1971 -980 1971 -3119))
(outline (path signal 120 2011 3110 2011 980))
(outline (path signal 120 2011 -980 2011 -3110))
(outline (path signal 120 2051 3100 2051 980))
(outline (path signal 120 2051 -980 2051 -3100))
(outline (path signal 120 2091 3090 2091 980))
(outline (path signal 120 2091 -980 2091 -3090))
(outline (path signal 120 2131 3079 2131 980))
(outline (path signal 120 2131 -980 2131 -3079))
(outline (path signal 120 2171 3067 2171 980))
(outline (path signal 120 2171 -980 2171 -3067))
(outline (path signal 120 2211 3055 2211 980))
(outline (path signal 120 2211 -980 2211 -3055))
(outline (path signal 120 2251 3042 2251 980))
(outline (path signal 120 2251 -980 2251 -3042))
(outline (path signal 120 2291 3029 2291 980))
(outline (path signal 120 2291 -980 2291 -3029))
(outline (path signal 120 2331 3015 2331 980))
(outline (path signal 120 2331 -980 2331 -3015))
(outline (path signal 120 2371 3001 2371 980))
(outline (path signal 120 2371 -980 2371 -3001))
(outline (path signal 120 2411 2986 2411 980))
(outline (path signal 120 2411 -980 2411 -2986))
(outline (path signal 120 2451 2970 2451 980))
(outline (path signal 120 2451 -980 2451 -2970))
(outline (path signal 120 2491 2954 2491 980))
(outline (path signal 120 2491 -980 2491 -2954))
(outline (path signal 120 2531 2937 2531 980))
(outline (path signal 120 2531 -980 2531 -2937))
(outline (path signal 120 2571 2919 2571 980))
(outline (path signal 120 2571 -980 2571 -2919))
(outline (path signal 120 2611 2901 2611 980))
(outline (path signal 120 2611 -980 2611 -2901))
(outline (path signal 120 2651 2882 2651 980))
(outline (path signal 120 2651 -980 2651 -2882))
(outline (path signal 120 2691 2863 2691 980))
(outline (path signal 120 2691 -980 2691 -2863))
(outline (path signal 120 2731 2843 2731 980))
(outline (path signal 120 2731 -980 2731 -2843))
(outline (path signal 120 2771 2822 2771 980))
(outline (path signal 120 2771 -980 2771 -2822))
(outline (path signal 120 2811 2800 2811 980))
(outline (path signal 120 2811 -980 2811 -2800))
(outline (path signal 120 2851 2778 2851 980))
(outline (path signal 120 2851 -980 2851 -2778))
(outline (path signal 120 2891 2755 2891 980))
(outline (path signal 120 2891 -980 2891 -2755))
(outline (path signal 120 2931 2731 2931 980))
(outline (path signal 120 2931 -980 2931 -2731))
(outline (path signal 120 2971 2706 2971 980))
(outline (path signal 120 2971 -980 2971 -2706))
(outline (path signal 120 3011 2681 3011 980))
(outline (path signal 120 3011 -980 3011 -2681))
(outline (path signal 120 3051 2654 3051 980))
(outline (path signal 120 3051 -980 3051 -2654))
(outline (path signal 120 3091 2627 3091 980))
(outline (path signal 120 3091 -980 3091 -2627))
(outline (path signal 120 3131 2599 3131 980))
(outline (path signal 120 3131 -980 3131 -2599))
(outline (path signal 120 3171 2570 3171 980))
(outline (path signal 120 3171 -980 3171 -2570))
(outline (path signal 120 3211 2540 3211 980))
(outline (path signal 120 3211 -980 3211 -2540))
(outline (path signal 120 3251 2510 3251 980))
(outline (path signal 120 3251 -980 3251 -2510))
(outline (path signal 120 3291 2478 3291 980))
(outline (path signal 120 3291 -980 3291 -2478))
(outline (path signal 120 3331 2445 3331 980))
(outline (path signal 120 3331 -980 3331 -2445))
(outline (path signal 120 3371 2411 3371 980))
(outline (path signal 120 3371 -980 3371 -2411))
(outline (path signal 120 3411 2375 3411 980))
(outline (path signal 120 3411 -980 3411 -2375))
(outline (path signal 120 3451 2339 3451 980))
(outline (path signal 120 3451 -980 3451 -2339))
(outline (path signal 120 3491 2301 3491 -2301))
(outline (path signal 120 3531 2262 3531 -2262))
(outline (path signal 120 3571 2222 3571 -2222))
(outline (path signal 120 3611 2180 3611 -2180))
(outline (path signal 120 3651 2137 3651 -2137))
(outline (path signal 120 3691 2092 3691 -2092))
(outline (path signal 120 3731 2045 3731 -2045))
(outline (path signal 120 3771 1997 3771 -1997))
(outline (path signal 120 3811 1946 3811 -1946))
(outline (path signal 120 3851 1894 3851 -1894))
(outline (path signal 120 3891 1839 3891 -1839))
(outline (path signal 120 3931 1781 3931 -1781))
(outline (path signal 120 3971 1721 3971 -1721))
(outline (path signal 120 4011 1658 4011 -1658))
(outline (path signal 120 4051 1591 4051 -1591))
(outline (path signal 120 4091 1520 4091 -1520))
(outline (path signal 120 4131 1445 4131 -1445))
(outline (path signal 120 4171 1364 4171 -1364))
(outline (path signal 120 4211 1278 4211 -1278))
(outline (path signal 120 4251 1184 4251 -1184))
(outline (path signal 120 4291 1081 4291 -1081))
(outline (path signal 120 4331 966 4331 -966))
(outline (path signal 120 4371 834 4371 -834))
(outline (path signal 120 4411 676 4411 -676))
(outline (path signal 120 4451 468 4451 -468))
(outline (path signal 120 -2200 0 -1000 0))
(outline (path signal 120 -1600 650 -1600 -650))
(outline (path signal 50 -2250 3500 -2250 -3500))
(outline (path signal 50 -2250 -3500 4750 -3500))
(outline (path signal 50 4750 -3500 4750 3500))
(outline (path signal 50 4750 3500 -2250 3500))
(pin Rect[A]Pad_1600x1600_um 1 0 0)
(pin Round[A]Pad_1600_um 2 2500 0)
)
(image Capacitors_THT:C_Disc_D3.0mm_W1.6mm_P2.50mm
(outline (path signal 100 -250 800 -250 -800))
(outline (path signal 100 -250 -800 2750 -800))
(outline (path signal 100 2750 -800 2750 800))
(outline (path signal 100 2750 800 -250 800))
(outline (path signal 120 663 861 1837 861))
(outline (path signal 120 663 -861 1837 -861))
(outline (path signal 50 -1050 1150 -1050 -1150))
(outline (path signal 50 -1050 -1150 3550 -1150))
(outline (path signal 50 3550 -1150 3550 1150))
(outline (path signal 50 3550 1150 -1050 1150))
(pin Round[A]Pad_1600_um 1 0 0)
(pin Round[A]Pad_1600_um 2 2500 0)
)
(image Displays:WC1602A
(outline (path signal 120 -8140 -33640 72140 -33640))
(outline (path signal 120 72140 -33640 72140 2640))
(outline (path signal 120 72140 2640 -7340 2640))
(outline (path signal 120 -8140 2640 -8140 -33640))
(outline (path signal 120 -8130 2640 -7340 2640))
(outline (path signal 50 -8250 2750 -8250 -33750))
(outline (path signal 50 -8250 -33750 72250 -33750))
(outline (path signal 50 72250 2750 72250 -33750))
(outline (path signal 120 -1500 3000 1500 3000))
(outline (path signal 50 -8250 2750 72250 2750))
(outline (path signal 100 1000 2500 0 1500))
(outline (path signal 100 0 1500 -1000 2500))
(outline (path signal 100 -1000 2500 -8000 2500))
(outline (path signal 120 200 -8000 63700 -8000))
(outline (path signal 120 -299.72 -22499.3 -299.72 -8500))
(outline (path signal 120 63700.7 -23000 200 -23000))
(outline (path signal 120 64200 -8500 64200 -22500))
(outline (path signal 120 -5000 -3000 68000 -3000))
(outline (path signal 120 68000 -3000 68000 -28000))
(outline (path signal 120 68000 -28000 -5000 -28000))
(outline (path signal 120 -5000 -28000 -5000 -3000))
(outline (path signal 100 1000 2500 72000 2500))
(outline (path signal 100 72000 2500 72000 -33500))
(outline (path signal 100 72000 -33500 -8000 -33500))
(outline (path signal 100 -8000 -33500 -8000 2500))
(pin Rect[A]Pad_1800x2600_um 1 0 0)
(pin Oval[A]Pad_1800x2600_um 2 2540 0)
(pin Oval[A]Pad_1800x2600_um 3 5080 0)
(pin Oval[A]Pad_1800x2600_um 4 7620 0)
(pin Oval[A]Pad_1800x2600_um 5 10160 0)
(pin Oval[A]Pad_1800x2600_um 6 12700 0)
(pin Oval[A]Pad_1800x2600_um 7 15240 0)
(pin Oval[A]Pad_1800x2600_um 8 17780 0)
(pin Oval[A]Pad_1800x2600_um 9 20320 0)
(pin Oval[A]Pad_1800x2600_um 10 22860 0)
(pin Oval[A]Pad_1800x2600_um 11 25400 0)
(pin Oval[A]Pad_1800x2600_um 12 27940 0)
(pin Oval[A]Pad_1800x2600_um 13 30480 0)
(pin Oval[A]Pad_1800x2600_um 14 33020 0)
(pin Oval[A]Pad_1800x2600_um 15 35560 0)
(pin Oval[A]Pad_1800x2600_um 16 38100 0)
(pin Round[A]Pad_3000_um @1 -5499.1 0)
(pin Round[A]Pad_3000_um @2 -5499.1 -31000.7)
(pin Round[A]Pad_3000_um @3 69499.5 -31000.7)
(pin Round[A]Pad_3000_um @4 69500 0)
)
(image "Connectors:PINHEAD1-2"
(outline (path signal 120 3810 1270 -1270 1270))
(outline (path signal 120 3810 -3170 -1270 -3170))
(outline (path signal 120 -1270 3170 3810 3170))
(outline (path signal 120 -1270 3170 -1270 -3170))
(outline (path signal 120 3810 3170 3810 -3170))
(outline (path signal 50 -1520 3420 4060 3420))
(outline (path signal 50 -1520 3420 -1520 -3420))
(outline (path signal 50 4060 -3420 4060 3420))
(outline (path signal 50 4060 -3420 -1520 -3420))
(pin Oval[A]Pad_1510x3010_um 1 0 0)
(pin Oval[A]Pad_1510x3010_um 2 2540 0)
)
(image Connectors:PINTST
(outline (path signal 50 1100 0 1046.16 -339.919 889.919 -646.564 646.564 -889.919
339.919 -1046.16 0 -1100 -339.919 -1046.16 -646.564 -889.919
-889.919 -646.564 -1046.16 -339.919 -1100 0 -1046.16 339.919
-889.919 646.564 -646.564 889.919 -339.919 1046.16 0 1100
339.919 1046.16 646.564 889.919 889.919 646.564 1046.16 339.919))
(outline (path signal 100 721.11 0 685.817 -222.835 583.39 -423.858 423.858 -583.39
222.835 -685.817 0 -721.11 -222.835 -685.817 -423.858 -583.39
-583.39 -423.858 -685.817 -222.835 -721.11 0 -685.817 222.835
-583.39 423.858 -423.858 583.39 -222.835 685.817 0 721.11
222.835 685.817 423.858 583.39 583.39 423.858 685.817 222.835))
(outline (path signal 120 803.219 0 763.906 -248.208 649.817 -472.12 472.12 -649.817
248.208 -763.906 0 -803.219 -248.208 -763.906 -472.12 -649.817
-649.817 -472.12 -763.906 -248.208 -803.219 0 -763.906 248.208
-649.817 472.12 -472.12 649.817 -248.208 763.906 0 803.219
248.208 763.906 472.12 649.817 649.817 472.12 763.906 248.208))
(pin Round[A]Pad_1143_um 1 0 0)
)
(image Resistors_THT:R_Axial_DIN0309_L9.0mm_D3.2mm_P12.70mm_Horizontal
(outline (path signal 100 1850 1600 1850 -1600))
(outline (path signal 100 1850 -1600 10850 -1600))
(outline (path signal 100 10850 -1600 10850 1600))
(outline (path signal 100 10850 1600 1850 1600))
(outline (path signal 100 0 0 1850 0))
(outline (path signal 100 12700 0 10850 0))
(outline (path signal 120 1790 1660 1790 -1660))
(outline (path signal 120 1790 -1660 10910 -1660))
(outline (path signal 120 10910 -1660 10910 1660))
(outline (path signal 120 10910 1660 1790 1660))
(outline (path signal 120 980 0 1790 0))
(outline (path signal 120 11720 0 10910 0))
(outline (path signal 50 -1050 1950 -1050 -1950))
(outline (path signal 50 -1050 -1950 13750 -1950))
(outline (path signal 50 13750 -1950 13750 1950))
(outline (path signal 50 13750 1950 -1050 1950))
(pin Round[A]Pad_1600_um 1 0 0)
(pin Oval[A]Pad_1600x1600_um 2 12700 0)
)
(image "Potentiometers:Potentiometer_Trimmer-EVM3E"
(outline (path signal 120 1780 1750 1780 -530))
(outline (path signal 120 1270 1750 1780 1750))
(outline (path signal 120 -1780 1750 -1270 1750))
(outline (path signal 120 -1780 -530 -1780 1750))
(outline (path signal 50 2200 -2450 -2200 -2450))
(outline (path signal 50 2200 2600 2200 -2450))
(outline (path signal 50 -2200 2600 2200 2600))
(outline (path signal 50 -2200 -2450 -2200 2600))
(outline (path signal 100 900 -1380 900 -1730))
(outline (path signal 100 1550 -1380 900 -1380))
(outline (path signal 100 -900 -1320 -900 -1730))
(outline (path signal 100 -1550 -1320 -900 -1320))
(outline (path signal 100 -250 230 -250 970))
(outline (path signal 100 -1000 230 -250 230))
(outline (path signal 100 -1000 -280 -1000 230))
(outline (path signal 100 -250 -280 -1000 -280))
(outline (path signal 100 -250 -1020 -250 -280))
(outline (path signal 100 250 -1020 -250 -1020))
(outline (path signal 100 250 -280 250 -1020))
(outline (path signal 100 1000 -280 250 -280))
(outline (path signal 100 1000 230 1000 -280))
(outline (path signal 100 250 230 1000 230))
(outline (path signal 100 250 970 250 230))
(outline (path signal 100 -250 970 250 970))
(outline (path signal 100 -1550 -1730 -1550 1520))
(outline (path signal 100 1550 -1730 -1550 -1730))
(outline (path signal 100 1550 1520 1550 -1730))
(outline (path signal 100 -1550 1520 1550 1520))
(outline (path signal 100 260 -30 247.275 -110.344 210.344 -182.824 152.824 -240.344
80.344 -277.275 0 -290 -80.344 -277.275 -152.824 -240.344
-210.344 -182.824 -247.275 -110.344 -260 -30 -247.275 50.344
-210.344 122.824 -152.824 180.344 -80.344 217.275 0 230 80.344 217.275
152.824 180.344 210.344 122.824 247.275 50.344))
(outline (path signal 100 1210 -30 1150.78 -403.911 978.911 -741.22 711.22 -1008.91
373.911 -1180.78 0 -1240 -373.911 -1180.78 -711.22 -1008.91
-978.911 -741.22 -1150.78 -403.911 -1210 -30 -1150.78 343.911
-978.911 681.22 -711.22 948.911 -373.911 1120.78 0 1180 373.911 1120.78
711.22 948.911 978.911 681.22 1150.78 343.911))
(outline (path signal 100 1550 -30 1474.14 -508.976 1253.98 -941.067 911.067 -1283.98
478.976 -1504.14 0 -1580 -478.976 -1504.14 -911.067 -1283.98
-1253.98 -941.067 -1474.14 -508.976 -1550 -30 -1474.14 448.976
-1253.98 881.067 -911.067 1223.98 -478.976 1444.14 0 1520
478.976 1444.14 911.067 1223.98 1253.98 881.067 1474.14 448.976))
(pin Rect[T]Pad_1200x1200_um 1 -1400 -1620)
(pin Rect[T]Pad_1200x1200_um 3 1400 -1620)
(pin Rect[T]Pad_1600x1500_um 2 0 1620)
)
(image Buttons_Switches_THT:SW_PUSH_6mm_h13mm
(outline (path signal 100 3250 750 6250 750))
(outline (path signal 100 6250 750 6250 -5250))
(outline (path signal 100 6250 -5250 250 -5250))
(outline (path signal 100 250 -5250 250 750))
(outline (path signal 100 250 750 3250 750))
(outline (path signal 50 7750 -6000 8000 -6000))
(outline (path signal 50 8000 -6000 8000 -5750))
(outline (path signal 50 7750 1500 8000 1500))
(outline (path signal 50 8000 1500 8000 1250))
(outline (path signal 50 -1500 1250 -1500 1500))
(outline (path signal 50 -1500 1500 -1250 1500))
(outline (path signal 50 -1500 -5750 -1500 -6000))
(outline (path signal 50 -1500 -6000 -1250 -6000))
(outline (path signal 50 -1250 1500 7750 1500))
(outline (path signal 50 -1500 -5750 -1500 1250))
(outline (path signal 50 7750 -6000 -1250 -6000))
(outline (path signal 50 8000 1250 8000 -5750))
(outline (path signal 120 1000 -5500 5500 -5500))
(outline (path signal 120 -250 -1500 -250 -3000))
(outline (path signal 120 5500 1000 1000 1000))
(outline (path signal 120 6750 -3000 6750 -1500))
(outline (path signal 100 5265.56 -2250 5166.92 -2872.84 4880.63 -3434.72 4434.72 -3880.63
3872.84 -4166.92 3250 -4265.56 2627.16 -4166.92 2065.28 -3880.63
1619.37 -3434.72 1333.08 -2872.84 1234.44 -2250 1333.08 -1627.16
1619.37 -1065.28 2065.28 -619.374 2627.16 -333.084 3250 -234.436
3872.84 -333.084 4434.72 -619.374 4880.63 -1065.28 5166.92 -1627.16))
(pin Round[A]Pad_2000_um (rotate 90) 2 0 -4500)
(pin Round[A]Pad_2000_um (rotate 90) 1 0 0)
(pin Round[A]Pad_2000_um (rotate 90) 2@1 6500 -4500)
(pin Round[A]Pad_2000_um (rotate 90) 1@1 6500 0)
)
(image "TO_SOT_Packages_THT:TO-220-3_Vertical"
(outline (path signal 100 -2460 2500 -2460 -1900))
(outline (path signal 100 -2460 -1900 7540 -1900))
(outline (path signal 100 7540 -1900 7540 2500))
(outline (path signal 100 7540 2500 -2460 2500))
(outline (path signal 100 -2460 1230 7540 1230))
(outline (path signal 100 690 2500 690 1230))
(outline (path signal 100 4390 2500 4390 1230))
(outline (path signal 120 -2580 2620 7660 2620))
(outline (path signal 120 -2580 -2021 7660 -2021))
(outline (path signal 120 -2580 2620 -2580 -2021))
(outline (path signal 120 7660 2620 7660 -2021))
(outline (path signal 120 -2580 1110 7660 1110))
(outline (path signal 120 690 2620 690 1110))
(outline (path signal 120 4391 2620 4391 1110))
(outline (path signal 50 -2710 2750 -2710 -2160))
(outline (path signal 50 -2710 -2160 7790 -2160))
(outline (path signal 50 7790 -2160 7790 2750))
(outline (path signal 50 7790 2750 -2710 2750))
(pin Rect[A]Pad_1800x1800_um 1 0 0)
(pin Oval[A]Pad_1800x1800_um 2 2540 0)
(pin Oval[A]Pad_1800x1800_um 3 5080 0)
)
(image Pin_Headers:Pin_Header_Straight_1x05_Pitch1.00mm
(outline (path signal 100 -317.5 500 635 500))
(outline (path signal 100 635 500 635 -4500))
(outline (path signal 100 635 -4500 -635 -4500))
(outline (path signal 100 -635 -4500 -635 182.5))
(outline (path signal 100 -635 182.5 -317.5 500))
(outline (path signal 120 -695 -4560 -394.493 -4560))
(outline (path signal 120 394.493 -4560 695 -4560))
(outline (path signal 120 -695 -685 -695 -4560))
(outline (path signal 120 695 -685 695 -4560))
(outline (path signal 120 -695 -685 -608.276 -685))
(outline (path signal 120 608.276 -685 695 -685))
(outline (path signal 120 -695 0 -695 685))
(outline (path signal 120 -695 685 0 685))
(outline (path signal 50 -1150 1000 -1150 -5000))
(outline (path signal 50 -1150 -5000 1150 -5000))
(outline (path signal 50 1150 -5000 1150 1000))
(outline (path signal 50 1150 1000 -1150 1000))
(pin Rect[A]Pad_850x850_um 1 0 0)
(pin Oval[A]Pad_850x850_um 2 0 -1000)
(pin Oval[A]Pad_850x850_um 3 0 -2000)
(pin Oval[A]Pad_850x850_um 4 0 -3000)
(pin Oval[A]Pad_850x850_um 5 0 -4000)
)
(image Pin_Headers:Pin_Header_Straight_1x03_Pitch1.00mm
(outline (path signal 100 -317.5 500 635 500))
(outline (path signal 100 635 500 635 -2500))
(outline (path signal 100 635 -2500 -635 -2500))
(outline (path signal 100 -635 -2500 -635 182.5))
(outline (path signal 100 -635 182.5 -317.5 500))
(outline (path signal 120 -695 -2560 -394.493 -2560))
(outline (path signal 120 394.493 -2560 695 -2560))
(outline (path signal 120 -695 -685 -695 -2560))
(outline (path signal 120 695 -685 695 -2560))
(outline (path signal 120 -695 -685 -608.276 -685))
(outline (path signal 120 608.276 -685 695 -685))
(outline (path signal 120 -695 0 -695 685))
(outline (path signal 120 -695 685 0 685))
(outline (path signal 50 -1150 1000 -1150 -3000))
(outline (path signal 50 -1150 -3000 1150 -3000))
(outline (path signal 50 1150 -3000 1150 1000))
(outline (path signal 50 1150 1000 -1150 1000))
(pin Rect[A]Pad_850x850_um 1 0 0)
(pin Oval[A]Pad_850x850_um 2 0 -1000)
(pin Oval[A]Pad_850x850_um 3 0 -2000)
)
(image "Housings_DIP:DIP-28_W7.62mm_Socket"
(outline (path signal 100 1635 1270 6985 1270))
(outline (path signal 100 6985 1270 6985 -34290))
(outline (path signal 100 6985 -34290 635 -34290))
(outline (path signal 100 635 -34290 635 270))
(outline (path signal 100 635 270 1635 1270))
(outline (path signal 100 -1270 1330 -1270 -34350))
(outline (path signal 100 -1270 -34350 8890 -34350))
(outline (path signal 100 8890 -34350 8890 1330))
(outline (path signal 100 8890 1330 -1270 1330))
(outline (path signal 120 2810 1330 1160 1330))
(outline (path signal 120 1160 1330 1160 -34350))
(outline (path signal 120 1160 -34350 6460 -34350))
(outline (path signal 120 6460 -34350 6460 1330))
(outline (path signal 120 6460 1330 4810 1330))
(outline (path signal 120 -1330 1390 -1330 -34410))
(outline (path signal 120 -1330 -34410 8950 -34410))
(outline (path signal 120 8950 -34410 8950 1390))
(outline (path signal 120 8950 1390 -1330 1390))
(outline (path signal 50 -1550 1600 -1550 -34650))
(outline (path signal 50 -1550 -34650 9150 -34650))
(outline (path signal 50 9150 -34650 9150 1600))
(outline (path signal 50 9150 1600 -1550 1600))
(pin Rect[A]Pad_1600x1600_um 1 0 0)
(pin Oval[A]Pad_1600x1600_um 15 7620 -33020)
(pin Oval[A]Pad_1600x1600_um 2 0 -2540)
(pin Oval[A]Pad_1600x1600_um 16 7620 -30480)
(pin Oval[A]Pad_1600x1600_um 3 0 -5080)
(pin Oval[A]Pad_1600x1600_um 17 7620 -27940)
(pin Oval[A]Pad_1600x1600_um 4 0 -7620)
(pin Oval[A]Pad_1600x1600_um 18 7620 -25400)
(pin Oval[A]Pad_1600x1600_um 5 0 -10160)
(pin Oval[A]Pad_1600x1600_um 19 7620 -22860)
(pin Oval[A]Pad_1600x1600_um 6 0 -12700)
(pin Oval[A]Pad_1600x1600_um 20 7620 -20320)
(pin Oval[A]Pad_1600x1600_um 7 0 -15240)
(pin Oval[A]Pad_1600x1600_um 21 7620 -17780)
(pin Oval[A]Pad_1600x1600_um 8 0 -17780)
(pin Oval[A]Pad_1600x1600_um 22 7620 -15240)
(pin Oval[A]Pad_1600x1600_um 9 0 -20320)
(pin Oval[A]Pad_1600x1600_um 23 7620 -12700)
(pin Oval[A]Pad_1600x1600_um 10 0 -22860)
(pin Oval[A]Pad_1600x1600_um 24 7620 -10160)
(pin Oval[A]Pad_1600x1600_um 11 0 -25400)
(pin Oval[A]Pad_1600x1600_um 25 7620 -7620)
(pin Oval[A]Pad_1600x1600_um 12 0 -27940)
(pin Oval[A]Pad_1600x1600_um 26 7620 -5080)
(pin Oval[A]Pad_1600x1600_um 13 0 -30480)
(pin Oval[A]Pad_1600x1600_um 27 7620 -2540)
(pin Oval[A]Pad_1600x1600_um 14 0 -33020)
(pin Oval[A]Pad_1600x1600_um 28 7620 0)
)
(image Pin_Headers:Pin_Header_Straight_1x06_Pitch1.00mm
(outline (path signal 100 -317.5 500 635 500))
(outline (path signal 100 635 500 635 -5500))
(outline (path signal 100 635 -5500 -635 -5500))
(outline (path signal 100 -635 -5500 -635 182.5))
(outline (path signal 100 -635 182.5 -317.5 500))
(outline (path signal 120 -695 -5560 -394.493 -5560))
(outline (path signal 120 394.493 -5560 695 -5560))
(outline (path signal 120 -695 -685 -695 -5560))
(outline (path signal 120 695 -685 695 -5560))
(outline (path signal 120 -695 -685 -608.276 -685))
(outline (path signal 120 608.276 -685 695 -685))
(outline (path signal 120 -695 0 -695 685))
(outline (path signal 120 -695 685 0 685))
(outline (path signal 50 -1150 1000 -1150 -6000))
(outline (path signal 50 -1150 -6000 1150 -6000))
(outline (path signal 50 1150 -6000 1150 1000))
(outline (path signal 50 1150 1000 -1150 1000))
(pin Rect[A]Pad_850x850_um 1 0 0)
(pin Oval[A]Pad_850x850_um 2 0 -1000)
(pin Oval[A]Pad_850x850_um 3 0 -2000)
(pin Oval[A]Pad_850x850_um 4 0 -3000)
(pin Oval[A]Pad_850x850_um 5 0 -4000)
(pin Oval[A]Pad_850x850_um 6 0 -5000)
)
(image Crystals:Crystal_HC50_Vertical
(outline (path signal 100 -750 2325 5650 2325))
(outline (path signal 100 -750 -2325 5650 -2325))
(outline (path signal 100 -750 1900 5650 1900))
(outline (path signal 100 -750 -1900 5650 -1900))
(outline (path signal 120 -750 2525 5650 2525))
(outline (path signal 120 -750 -2525 5650 -2525))
(outline (path signal 50 -3600 2800 -3600 -2800))
(outline (path signal 50 -3600 -2800 8500 -2800))
(outline (path signal 50 8500 -2800 8500 2800))
(outline (path signal 50 8500 2800 -3600 2800))
(pin Round[A]Pad_2300_um 1 0 0)
(pin Round[A]Pad_2300_um 2 4900 0)
)
(padstack Round[A]Pad_1143_um
(shape (circle F.Cu 1143))
(shape (circle B.Cu 1143))
(attach off)
)
(padstack Round[A]Pad_1600_um
(shape (circle F.Cu 1600))
(shape (circle B.Cu 1600))
(attach off)
)
(padstack Round[A]Pad_2000_um
(shape (circle F.Cu 2000))
(shape (circle B.Cu 2000))
(attach off)
)
(padstack Round[A]Pad_2300_um
(shape (circle F.Cu 2300))
(shape (circle B.Cu 2300))
(attach off)
)
(padstack Round[A]Pad_3000_um
(shape (circle F.Cu 3000))
(shape (circle B.Cu 3000))
(attach off)
)
(padstack Oval[A]Pad_1510x3010_um
(shape (path F.Cu 1510 0 -750 0 750))
(shape (path B.Cu 1510 0 -750 0 750))
(attach off)
)
(padstack Oval[A]Pad_1600x1600_um
(shape (path F.Cu 1600 0 0 0 0))
(shape (path B.Cu 1600 0 0 0 0))
(attach off)
)
(padstack Oval[A]Pad_1800x2600_um
(shape (path F.Cu 1800 0 -400 0 400))
(shape (path B.Cu 1800 0 -400 0 400))
(attach off)
)
(padstack Oval[A]Pad_1800x1800_um
(shape (path F.Cu 1800 0 0 0 0))
(shape (path B.Cu 1800 0 0 0 0))
(attach off)
)
(padstack Oval[A]Pad_850x850_um
(shape (path F.Cu 850 0 0 0 0))
(shape (path B.Cu 850 0 0 0 0))
(attach off)
)
(padstack Rect[A]Pad_850x850_um
(shape (rect F.Cu -425 -425 425 425))
(shape (rect B.Cu -425 -425 425 425))
(attach off)
)
(padstack Rect[T]Pad_1200x1200_um
(shape (rect F.Cu -600 -600 600 600))
(attach off)
)
(padstack Rect[T]Pad_1600x1500_um
(shape (rect F.Cu -800 -750 800 750))
(attach off)
)
(padstack Rect[A]Pad_1600x1600_um
(shape (rect F.Cu -800 -800 800 800))
(shape (rect B.Cu -800 -800 800 800))
(attach off)
)
(padstack Rect[A]Pad_1800x2600_um
(shape (rect F.Cu -900 -1300 900 1300))
(shape (rect B.Cu -900 -1300 900 1300))
(attach off)
)
(padstack Rect[A]Pad_1800x1800_um
(shape (rect F.Cu -900 -900 900 900))
(shape (rect B.Cu -900 -900 900 900))
(attach off)
)
(padstack "Via[0-1]_600:400_um"
(shape (circle F.Cu 600))
(shape (circle B.Cu 600))
(attach off)
)
)
(network
(net "Net-(C1-Pad1)"
(pins C1-1 J1-1 U1-1)
)
(net "Net-(C1-Pad2)"
(pins C1-2 C2-2 C3-1 C4-2 DS1-1 DS1-5 DS1-16 J1-2 JP1-2 R2-1 RV1-3 U1-2 U3-5
U4-1 U5-15 U5-16 U5-17 U5-10 U6-6 U7-6 U8-6 U9-6 U10-6 U2-8 U2-22)
)
(net "Net-(C2-Pad1)"
(pins C2-1 DS1-2 R1-1 R3-1 RV1-1 U1-3 U3-4 U4-3 U5-18 U5-9 U6-5 U7-5 U8-5 U9-5
U10-5 U2-20 U2-7 U2-21)
)
(net "Net-(C3-Pad2)"
(pins C3-2 Y1-2 U2-9)
)
(net "Net-(C4-Pad1)"
(pins C4-1 Y1-1 U2-10)
)
(net "Net-(DS1-Pad3)"
(pins DS1-3 RV1-2)
)
(net "Net-(DS1-Pad4)"
(pins DS1-4 U2-5)
)
(net "Net-(DS1-Pad6)"
(pins DS1-6 U2-4)
)
(net "Net-(DS1-Pad7)"
(pins DS1-7)
)
(net "Net-(DS1-Pad8)"
(pins DS1-8)
)
(net "Net-(DS1-Pad9)"
(pins DS1-9)
)
(net "Net-(DS1-Pad10)"
(pins DS1-10)
)
(net "Net-(DS1-Pad11)"
(pins DS1-11 U2-6)
)
(net "Net-(DS1-Pad12)"
(pins DS1-12 U2-11)
)
(net "Net-(DS1-Pad13)"
(pins DS1-13 U2-12)
)
(net "Net-(DS1-Pad14)"
(pins DS1-14 U2-13)
)
(net "Net-(DS1-Pad15)"
(pins DS1-15 U2-15)
)
(net "Net-(J2-Pad1)"
(pins J2-1 U2-2)
)
(net "Net-(J2-Pad2)"
(pins J2-2 U2-3)
)
(net "Net-(J3-Pad1)"
(pins J3-1 U2-23)
)
(net "Net-(J4-Pad1)"
(pins J4-1 U2-24)
)
(net "Net-(J5-Pad1)"
(pins J5-1 U2-25)
)
(net "Net-(JP1-Pad1)"
(pins JP1-1 R1-2 U2-1)
)
(net "Net-(R2-Pad2)"
(pins R2-2 SW1-2 SW1-2@1 SW2-2 SW2-2@1 SW3-2 SW3-2@1 U2-26)
)
(net "Net-(R3-Pad2)"
(pins R3-2 R4-1 SW1-1 SW1-1@1)
)
(net "Net-(R4-Pad2)"
(pins R4-2 R5-1 SW2-1 SW2-1@1)
)
(net "Net-(R5-Pad2)"
(pins R5-2 SW3-1 SW3-1@1)
)
(net "Net-(U2-Pad16)"
(pins U6-1 U2-16)
)
(net "Net-(U2-Pad17)"
(pins U6-2 U2-17)
)
(net "Net-(U2-Pad18)"
(pins U6-3 U2-18)
)
(net "Net-(U2-Pad19)"
(pins U6-4 U2-19)
)
(net "Net-(U2-Pad27)"
(pins U3-3 U5-13 U2-27)
)
(net "Net-(U2-Pad14)"
(pins U4-2 U2-14)
)
(net "Net-(U2-Pad28)"
(pins U3-2 U5-12 U2-28)
)
(net "Net-(U3-Pad1)"
(pins U3-1)
)
(net "Net-(U5-Pad1)"
(pins U5-1 U7-1)
)
(net "Net-(U5-Pad2)"
(pins U5-2 U7-2)
)
(net "Net-(U5-Pad3)"
(pins U5-3 U7-3)
)
(net "Net-(U5-Pad4)"
(pins U5-4 U7-4)
)
(net "Net-(U5-Pad5)"
(pins U5-5 U8-1)
)
(net "Net-(U5-Pad19)"
(pins U5-19)
)
(net "Net-(U5-Pad6)"
(pins U5-6 U8-2)
)
(net "Net-(U5-Pad20)"
(pins U5-20)
)
(net "Net-(U5-Pad7)"
(pins U5-7 U8-3)
)
(net "Net-(U5-Pad21)"
(pins U5-21 U9-1)
)
(net "Net-(U5-Pad8)"
(pins U5-8 U8-4)
)
(net "Net-(U5-Pad22)"
(pins U5-22 U9-2)
)
(net "Net-(U5-Pad23)"
(pins U5-23 U9-3)
)
(net "Net-(U5-Pad24)"
(pins U5-24 U9-4)
)
(net "Net-(U10-Pad1)"
(pins U5-25 U10-1)
)
(net "Net-(U10-Pad2)"
(pins U5-26 U10-2)
)
(net "Net-(U10-Pad3)"
(pins U5-27 U10-3)
)
(net "Net-(U10-Pad4)"
(pins U5-28 U10-4)
)
(class kicad_default "" "Net-(C1-Pad1)" "Net-(C1-Pad2)" "Net-(C2-Pad1)"
"Net-(C3-Pad2)" "Net-(C4-Pad1)" "Net-(DS1-Pad10)" "Net-(DS1-Pad11)"
"Net-(DS1-Pad12)" "Net-(DS1-Pad13)" "Net-(DS1-Pad14)" "Net-(DS1-Pad15)"
"Net-(DS1-Pad3)" "Net-(DS1-Pad4)" "Net-(DS1-Pad6)" "Net-(DS1-Pad7)"
"Net-(DS1-Pad8)" "Net-(DS1-Pad9)" "Net-(J2-Pad1)" "Net-(J2-Pad2)" "Net-(J3-Pad1)"
"Net-(J4-Pad1)" "Net-(J5-Pad1)" "Net-(JP1-Pad1)" "Net-(R2-Pad2)" "Net-(R3-Pad2)"
"Net-(R4-Pad2)" "Net-(R5-Pad2)" "Net-(U10-Pad1)" "Net-(U10-Pad2)" "Net-(U10-Pad3)"
"Net-(U10-Pad4)" "Net-(U2-Pad14)" "Net-(U2-Pad16)" "Net-(U2-Pad17)"
"Net-(U2-Pad18)" "Net-(U2-Pad19)" "Net-(U2-Pad27)" "Net-(U2-Pad28)"
"Net-(U3-Pad1)" "Net-(U5-Pad1)" "Net-(U5-Pad19)" "Net-(U5-Pad2)" "Net-(U5-Pad20)"
"Net-(U5-Pad21)" "Net-(U5-Pad22)" "Net-(U5-Pad23)" "Net-(U5-Pad24)"
"Net-(U5-Pad3)" "Net-(U5-Pad4)" "Net-(U5-Pad5)" "Net-(U5-Pad6)" "Net-(U5-Pad7)"
"Net-(U5-Pad8)"
(circuit
(use_via Via[0-1]_600:400_um)
)
(rule
(width 250)
(clearance 200.1)
)
)
)
(wiring
(wire (path B.Cu 250 15240 -31750 15240 -26670 17780 -24130)(net "Net-(C1-Pad1)")(type protect))
(wire (path B.Cu 250 17780 -16510 17780 -24130)(net "Net-(C1-Pad1)")(type protect))
(wire (path B.Cu 250 20320 -27940 22860 -27940)(net "Net-(C1-Pad2)")(type protect))
(wire (path B.Cu 250 24090 -29170 25360 -31750)(net "Net-(C1-Pad2)")(type protect))
(wire (path B.Cu 250 22860 -27940 24090 -29170)(net "Net-(C1-Pad2)")(type protect))
(wire (path B.Cu 250 17740 -31750 17740 -30520)(net "Net-(C1-Pad2)")(type protect))
(wire (path B.Cu 250 20320 -27940 20320 -24130)(net "Net-(C1-Pad2)")(type protect))
(wire (path B.Cu 250 17740 -30520 20320 -27940)(net "Net-(C1-Pad2)")(type protect))
(wire (path B.Cu 250 20320 -16510 20320 -24130)(net "Net-(C1-Pad2)")(type protect))
(wire (path B.Cu 250 22860 -24130 25400 -24130)(net "Net-(C2-Pad1)")(type protect))
(wire (path B.Cu 250 24130 -33020 22860 -31750)(net "Net-(C2-Pad1)")(type protect))
(wire (path B.Cu 250 25400 -34290 24130 -33020)(net "Net-(C2-Pad1)")(type protect))
(wire (path B.Cu 250 27940 -34290 25400 -34290)(net "Net-(C2-Pad1)")(type protect))
(wire (path B.Cu 250 27940 -27940 27940 -34290)(net "Net-(C2-Pad1)")(type protect))
(wire (path B.Cu 250 25400 -24130 27940 -27940)(net "Net-(C2-Pad1)")(type protect))
)
)
Reference in New Issue Copy Permalink